Abstract-In this paper, the input-parallel output-parallel (IPOP) three-level (TL) dc/dc converters associated with the interleaving control strategy are proposed for minimizing and balancing the capacitor ripple currents. The proposed converters consist of two four-switch half-bridge TL dc/dc converters featuring with simple and compact circuit structures, which can reduce the current stresses of the components and increase the power rating of the converter. The combination of the proposed IPOP TL circuit structure and the interleaving control strategy can greatly reduce the ripple currents on the two input capacitors not only by doubling the frequencies of these ripple currents as the universal benefit of utilizing the interleaving control strategy but also by counteracting part of these ripple currents due to the operation principle of the proposed IPOP TL circuit structure. More importantly, the ripple current imbalance between the two input capacitors can be eliminated by combining the proposed IPOP TL converters and the interleaving control strategy, which can improve the converter's reliability in balancing the thermal stresses and lifetimes of the two input capacitors. The theoretical analysis of the ripple currents on the two input capacitors is presented in detail. Finally, the simulation and experimental results are presented to verify the proposed converters with the interleaving control strategy.
D
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recently [7] , [8] . The performance of dc systems highly depends on dc/dc converters, which are responsible for delivering power and changing voltage levels among dc systems. Generally, a reasonable higher dc voltage is preferred for the dc distribution systems and microgrids to reduce the power losses and increase the power capability. Therefore, research on the high voltage and high power dc/dc converters with high performance and high reliability attracts attention [9] - [11] . The three-level (TL) dc/dc converter is attractive for dc distribution systems with the high dc bus voltage [12] - [14] . So far, a number of studies have been done on TL-based dc/dc converters [15] - [30] . In [16] , a zero-voltage switching (ZVS) and zero-current switching half-bridge TL (HBTL) dc/dc converter was proposed, in which a flying capacitor in the primary side was added to make the phase-shift control strategy applied into TL dc/dc converter. Based on [16] , an auxiliary circuit was added in the secondary side to reduce the circulating current for improving the efficiency [17] . In [18] , a new ZVS four-switch HBTL dc/dc converter was proposed, which featured with simple and compact circuit structure by adding one additional wire between the mid-points of the input capacitors and switching pairs but removing two clamped diodes. In [19] , an FB dc/dc converter combined by an HBTL dc/dc converter and an HB two-level dc/dc converter was proposed for high power applications. Two kinds of control strategies for an isolated FB TL dc/dc converter were presented in [20] and [21] , respectively, in which a double phaseshift control strategy was proposed to achieve soft switching in FB TL converter and a novel modulation strategy was proposed for reducing the voltage stress on the transformer and balancing the voltage of two input capacitors. Recently, hybrid TL dc/dc converters, which combined two or more topologies by sharing some switches, have been presented to improve the efficiency or minimize the size of the filter inductor [22] - [26] . Two TL dc/dc converters, which were hybrid with LLC converter and half-bridge converter, were presented in [27] and [28] to reduce the circulating current and extend ZVS range. In addition, a secondary-side phaseshift-controlled ZVS dc/dc converter with wide voltage gain was proposed in [29] , which not only can reduce the switching losses by realizing ZVS but also can minimize the conduction losses by suppressing the circulating current at the freewheeling stage.
The above studies mainly focus on the topics about soft switching techniques, power density, and the efficiency of the converter. Unfortunately, few studies pay attention to the ripple currents on the input capacitors in the TL-based dc/dc converters, which affect the reliability of the converter [31] , [32] . In [18] , it is analyzed that two ripple currents between the two input capacitors in the four-switch HBTL dc/dc converter are balanced based on the assumption that the input power supply is regarded as an ideal voltage source, which means that the input current can change abruptly along with the switching actions. However, in the real applications, the abrupt changes of the input current in the switching period are impractical due to the effect from the output inductance of the input power supply and the inductance of the input line on the input current, which would result in the ripple current imbalance between the two input capacitors.
In addition, the four-switch HBTL dc/dc converter is a half-bridge topology, which is not suitable for the high power applications comparing with the full-bridge topology. Connecting modular converters with input-parallel and outputparallel (IPOP) is an efficient and reliable method to increase the power rating of the converters for high power applications [33] - [36] . Reference [35] proposed a parallel inductive power transfer topology to achieve high output power. In [36] , a common-duty-ratio scheme-based interleaving control strategy was proposed, which can share the input and output currents between the two modules automatically.
In this paper, the IPOP TL dc/dc converters associated with the interleaving control strategy are proposed to minimize and balance the ripple currents through the two input capacitors. The proposed converters are composed of two four-switch HB TL dc/dc converters featuring with simple and compact circuit structure, which can reduce the current stresses of the power switches, the transformers, and the output filters. The combination of the proposed IPOP TL circuit structure and the interleaving control strategy not only can double the frequencies of these ripple currents as the universal benefit of using the interleaving control strategy, but also can counteract part of these ripple currents due to the operation principle of the proposed circuit structure, which thus can largely reduce the ripple currents on the two input capacitors. What is more, the ripple currents through the two input capacitors can be kept almost the same by combining the proposed converters and the interleaving control strategy. Consequently, the proposed converters with the interleaving control strategy can minimize the input capacitors' sizes, balance the input capacitors' thermal stresses, prolong the input capacitors' lifetimes, and thus improve the converter's performance and reliability. This paper is organized as follows. Section II introduces the circuit structure of the proposed converters and analyzes the operation principle of the proposed converters in detail. Section III analyzes the performances of the proposed converters with the interleaving control strategy, especially for the capacitor ripple currents, and compares some of these performances with that without the interleaving control strategy. Section IV presents the simulation and experimental results to verify the effectiveness and feasibility of the proposed converters associated with the interleaving control strategy. Finally, the main contributions of this paper are summarized in Section V. Fig. 1 shows the circuit structure of the proposed IPOP TL dc/dc converters, which is composed of two four-switch HB TL dc/dc converters, namely, modules-1 and -2. There are two sharing input capacitors C 1 and C 2 used to split the input voltage V in into two voltages V 1 and V 2 and one sharing output filter capacitor C o as shown in Fig. 1 . In the module-1, S 1 -S 4 and D 1 -D 4 are power switches and diodes; T r1 is the high frequency transformer; L r1 is the leakage inductance of T r1 ; C b1 is the dc-blocking capacitor; D r1 -D r4 are output rectifier diodes; and L o1 is the output filter inductor. The circuit structure of the module-2 is the same as that of the module-1, in which S 5 -S 8 and D 5 -D 8 are power switches and diodes; T r2 is the high frequency transformer; L r2 is the leakage inductance of T r2 ; C b2 is the dc-blocking capacitor; D r5 -D r8 are output rectifier diodes; and L o2 is the output filter inductor. In Fig. 1 , i in is the input current; i c1 and i c2 are currents on C 1 and C 2 , respectively; i p1 and i p2 are primary currents of T r1 and T r2 ; i Lo1 and i Lo2 are currents through L o1 and L o2 ; V cb1 and V cb2 are voltages on C b1 and C b2 ; i o and V o are the output current and output voltage; V ab is the voltage between point a and b; V cd is the voltage between point c and d; and n 1 and n 2 are turns ratios of T r1 and T r2 .
II. CIRCUIT STRUCTURE AND OPERATION PRINCIPLE
Before discussing the operation principle of the proposed converters, some assumptions are made as follows:
1) the output filter inductors L o1 and L o2 are the same and large enough to be considered as the current sources; 2) the switches S 1 -S 8 are ideal, which means the effects of the switch parasitic capacitors are neglected; 3) C 1 , C 2 , C b1 , and C b2 are large enough to be considered as voltage sources and
, and V cb1 = V cb2 = V cb = V in /2; 4) the parameters of the two transformers T r1 and T r2 are identical, having the same turns ratios n 1 = n 2 = n and the same leakage inductances L r1 = L r2 = L r ; 5) the input current i in is considered as a constant in the switching period due to the effect from the output inductance of the input power supply and inductance of the input line on the input current. Fig. 2(a) . Contrarily, (S 1 , S 7 ), (S 2 , S 8 ), (S 3 , S 5 ), and (S 4 , S 6 ) are switch pairs having the same driving signal with the interleaving control strategy as shown in Fig. 2(b) . In Fig. 2 , the output voltages with and without the interleaving control strategy are both adjusted by changing the duty ratio d 1 , and d 2 = 1 − d 1 if neglecting the dead-time. As plotted by the red line in Fig. 2(a) , the ripple currents between the two input capacitors are imbalance when the proposed converters operate without the interleaving control strategy. Contrarily, with the interleaving control strategy, the ripple currents i c1 and i c2 are kept the same and much smaller than that without the interleaving control strategy as shown by the red line in Fig. 2(b) . One thing that needs to be mentioned is that the ripple current i c1 without the interleaving control strategy during some time periods, as highlighted in Fig. 2(a) , would be greatly reduced after utilizing the interleaving control strategy as highlighted in Fig. 2(b) because part of the ripple current i c1 can be counteracted during these time periods, which will be explained in detail below. Fig. 3 shows the equivalent circuits to explain the operation principle of the proposed converters associated with the interleaving control strategy shown in Fig. 2 
, and L r1 but not flow through C 1 , which means the i p1 through C 1 and i p2 through C 1 counteract each other, as highlighted in Fig. 2(b) . Therefore, during this stage, i c1 and i c2 are the same, which are both −i in . 
, and L r1 , which means the i p1 through C 1 and i p2 through C 1 still counteract each other, as highlighted in Fig. 2(b) . Therefore, these switching actions have no effect on i c1 and i c2 whose values maintain -i in .
Stage 3 [t 2 -t 3 ]: At t 2 , the switches S 3 and S 5 are turned OFF. The current i p1 would freewheel through S 1 , C 1 , C 2 , and D 4 . V ab increases to V in , therefore i p1 starts to increase linearly. The current i p2 would freewheel through S 7 and D 6 . V cd decreases to 0 V, therefore i p2 begins to decrease linearly. The expressions of i p1 and i p2 are 14 , the following operation in next period starts, which is the same as the first switching period.
Based on the above operation principle analysis about the combination of the proposed IPOP TL converters and the interleaving control strategy, it can be concluded that: 1) the frequencies of i c1 and i c2 are twice of the switching frequency because of utilizing the interleaving control strategy, which can reduce the currents on the two input capacitors i c1 and i c2 ; 2) part of the ripple current i c1 can be counteracted as highlighted time periods in Fig. 2(b) because the primary currents of the two modules i p1 and i p2 flowing through the input capacitor C 1 would counteract each other during these highlighted time periods, which is illustrated in the above principle analysis of Stages 1 and 2; and 3) based on the benefits of (1) and (2), the ripple currents i c1 and i c2 can be largely reduced and kept the same.
III. PERFORMANCES OF THE PROPOSED CONVERTERS
In this section, the performances of the proposed converters associated with the interleaving control strategy are analyzed in detail.
A. Voltages and Currents of Power Switches
Due to the TL structure, all the power switches of the proposed IPOP TL converters only need to withstand half of the input voltage (V in /2) in the steady operation. In addition, the currents i p1 and i p2 would flow through the power switches in the proposed converters, so the theoretical maximum current of the power switches is i o /2n in the steady operation.
B. Output Characteristic
The voltages on the two dc-blocking capacitors in the steady operations are
If temporarily neglect the duty ratio loss, the output voltage
Substituting (4) into (3), the output voltage V o can be rewritten as
According to Fig. 2(b) , the duty cycle losses in one switching period can be described as
where d loss1 and d loss2 are the duty cycle losses of the two four-switch HBTL converters. If considering the effect of duty cycle loss on the output voltage, V o can be further calculated based on (5) and (6) as
C. Ripple Voltages on DC-Blocking Capacitors
According to Fig. 2(b) , if neglecting the effect of the duty cycle loss, both C b1 and C b2 are charged in T s /2 and discharged in T s /2 by the current i o /2n. Therefore, the ripple voltages on C b1 and C b2 can be calculated by
where V cb1 and V cb2 are the ripple voltages on C b1 and C b2 , respectively.
D. Ripple Currents on Two Input Capacitors
According to the analysis in Section II, i c1 and i c2 in a halfswitching period, as shown in Fig. 2(b) , can be expressed as
The currents i p1 and i p2 are opposite as shown in Fig. 2(b) , whose expressions in a half-switching period can be given by
Substituting (10) into (9), i c1 and i c2 in half-switching period can be rewritten by
The time intervals [t 2 -t 6 ] and [t 9 -t 13 ] are the same as shown in Fig. 2(b) , which can be obtained by
According to (11) and (12), the root mean square (rms) values of i c1 and i c2 with the interleaving control strategy, namely, i c1_rms_II and i c2_rms_II can be calculated as follows, which is listed in Table I :
Similar to the above analysis, the rms values of i c1 and i c2 without the interleaving control strategy as shown in Fig. 2(a) , namely, i c1_rms_I and i c2_rms_I can be calculated as follows, Table I :
i c2_rms_I
Based on (14) and (15) , the difference between i c1_rms_I and i c2_rms_I , namely, i c_rms_I can be calculated as follows, which is also listed in Table I : Table I shows that first, the rms values of i c1 and i c2 with the interleaving control strategy are smaller than that without the interleaving control strategy because: 1) the second items in the formulas of i c1_rms_II and i c2_rms_II are half of that in the formula of i c2_rms_I and 2) the value of L r is small so that its effect on the fifth items in the formulas of i c1_rms_I , i c2_rms_I , i c1_rms_II , and i c2_rms_II can be negligible normally. Second, i c1_rms_I and i c2_rms_I are different and i c1_rms_I is bigger than i c2_rms_I because d 2 is bigger than d 1 in normal operations, but i c1_rms_II and i c2_rms_II are the same, which means the ripple current imbalance between the two input capacitors is eliminated by combining the proposed IPOP TL circuit structure and the interleaving control strategy. The operational principle and main operation waveforms without the interleaving control strategy in the proposed converters are similar to that in the four-switch HBTL dc/dc converter, which means that the ripple current imbalance issue also exists in the four-switch HBTL dc/dc converter.
Through applying the circuit parameters in the Appendix into the theoretical calculation formulas in Table I , the theoretical calculation results about the rms values of i c1 and i c2 with various input voltages and output power are shown in Fig. 4 , where the output voltage is 50 V. Fig. 4 shows that: 1) the rms values of i c1 and i c2 without the interleaving control strategy are different and the rms value of i c1 is bigger than that of i c2 , but the rms values of i c1 and i c2 with the interleaving control strategy are the same; and 2) the rms values of i c1 and i c2 with the interleaving control strategy are much smaller than that without the interleaving control strategy. From Fig. 4 , it can also be observed that: 1) the difference between the rms values of i c1 and i c2 without the interleaving control strategy ( i c_rms_ I ) increases with the output power increasing; 2) the difference between the rms values of i c1 and i c2 without the interleaving control strategy increases with the input voltage increasing since the rms value of i c2 decreases but the rms value of i c1 increases with the input voltage increasing; and 3) the rms values of i c1 and i c2 with the interleaving control strategy have very small changes with the input voltage increasing because the combination of the proposed IPOP TL converters and the interleaving control strategy can counteract part of these ripple currents. In Fig. 4 , the difference between the rms values of i c1 and i c2 without the interleaving control strategy ( i c_rms_ I ) reaches 2.2 A when the input voltage increases to 550 V and the output power increases to 1 kW.
E. Ripple Voltages on Two Input Capacitors
According to Fig. 2(b) and (9), the currents i c1 and i c2 can be further expressed as
The input capacitors C 1 and C 2 are discharged in the time period [t 0 -t 5 ] and charged in the time period [t 5 -t 7 ] as shown in Fig. 2(b) . These time intervals in Fig. 2(b) can be obtained by
Based on (17) and (18), the ripple voltages V 1_II and V 2_II on the input capacitors C 1 and C 2 , respectively, with the interleaving control strategy can be calculated in the steady operations as
Similar to the above analysis, the ripple voltages V 1_I and V 2_I on the input capacitors C 1 and C 2 , respectively, without the interleaving control strategy can be calculated in the steady operations as
By applying the circuit parameters in the Appendix into (19) - (21), the theoretical calculation results about V 1 and V 2 with various output power are illustrated in Fig. 5 under the working conditions that the input voltage is 550 V and the output voltage is 50 V. Fig. 5 shows that: 1) V 1 and V 2 with the interleaving control strategy are much smaller than V 1 and V 2 without the interleaving control strategy, which means that the input capacitor size with the interleaving control strategy can be minimized because the capacitances of the input capacitors with the interleaving control strategy would be much smaller than that without the interleaving control strategy if the requirements of the ripple voltages on the input capacitors are the same; 2) V 1 and V 2 without the interleaving control strategy are different and V 1 is bigger than V 2 , but V 1 and V 2 with the interleaving control strategy are the same; and 3) with the output power increasing, the difference between V 1 and V 2 without the interleaving control strategy becomes larger.
IV. SIMULATION AND EXPERIMENTAL VERIFICATION

A. Simulation Verification
In order to validate the effectiveness and feasibility of the proposed IPOP TL converters associated with the interleaving control strategy, a simulation model is built in PLECS, whose circuit parameters are listed in the Appendix. In the simulation, the input voltage is 550 V, the output voltage is 50 V, and the output power is 1 kW. Fig. 6 shows the simulation results, in which it can be seen that the frequencies of i c1 and i c2 with the interleaving control strategy are twice of that without the interleaving control strategy. In addition, i c1 and i c2 are different without the interleaving control strategy, whose rms values are 5.8 and 3.2 A, respectively, as shown in Fig. 6(a) . On the contrary, after utilizing the interleaving control strategy, i c1 and i c2 become the same and their rms values reduce to both 1.76 A as shown in Fig. 6(b) . In summary, the simulation results verify that the ripple currents on C 1 and C 2 are greatly reduced and effectively balanced due to the combination of the proposed IPOP TL circuit structure and the interleaving control strategy.
B. Experimental Verification
A 1-kW 50 kHz prototype is established to verify the above theoretical analysis. The circuit specifications of the prototype are listed in the Appendix. The input voltage is 450-550 V, and the output voltage is 50 V. The transformer turns ratios of T r1 and T r2 are both 38:13. In the built prototype, SPW47N60C3 is adopted as the primary power switches and MBR20200CTG is selected for the output rectifier diodes. Fig. 7 presents the built prototype used for the test.
Figs. [8] [9] [10] [11] show the performances of the established prototype under the two operation conditions. Figs. 8 and 9 show the performances of the established prototype under the operation condition that the input voltage V in is 550 V, the output voltage V o is 50 V, and the output power is 500 W. Fig. 8(a) and (b) shows the currents i p1 , i p2 and voltages V in , V o without and with the interleaving control strategy, respectively. In Fig. 8 , i p1 and i p2 are almost the same without the interleaving control strategy, but i p1 and i p2 are opposite with the interleaving control strategy. In Fig. 9(a) , i c1 and i c2 are different without the interleaving control strategy, whose rms values are 3.2 and 1.68 A, respectively, so the difference between them are 1.52 A. Contrarily, i c1 and i c2 are almost the same with the interleaving control strategy and their rms values decrease to 0.978 and 0.971 A, respectively, as shown in Fig. 9(b) . Figs. 10 and 11 show the performances of the established prototype under the operation condition that the input voltage V in is 550 V, the output voltage V o is 50 V, and the output power is 1 kW. Without the interleaving control strategy, the rms values of i c1 and i c2 are 5.6 and 3.19 A as shown in Fig. 11(a) , so the difference between them is 2.41 A. With the interleaving control strategy, i c1 and i c2 become almost the same and their rms values reduce to 1.69 and 1.68 A, respectively, as shown in Fig. 11(b) .
Based on the experimental results in Figs. 9 and 11, it can be observed that: 1) the frequencies of i c1 and i c2 with the interleaving control strategy are twice of that without the interleaving control strategy, which is the universal benefit of using the interleaving control strategy; 2) through comparing between the results with and without the interleaving control strategy as highlighted in Figs. 9 and 11 , part of the ripple current i c1 can be counteracted during some time periods due to combining the proposed circuit structure and interleaving control strategy as highlighted in Figs. 9(b) and 11(b) , which is consistent with the operation principle analysis in Section II; and 3) due to the benefits of (1) and (2), the ripple currents on the two input capacitors can be largely reduced and kept almost the same. RMS values of i c1 and i c2 with various input voltages under 1 kW. Note that "experimental" and "theoretical" in the legend indicate results through experiments and theoretical calculation, respectively. Fig. 12 shows the theoretical calculation and experimental results about the rms values of i c1 and i c2 with various input voltages under the working conditions that the output voltage is 50 V and the output power is 1 kW. From Fig. 12 , it can be observed that: 1) the rms values of i c1 and i c2 with the interleaving control strategy are much smaller than that without the interleaving control strategy; 2) the rms values of i c1 and i c2 without the interleaving control strategy are different, contrarily the rms values of i c1 and i c2 become almost the same by utilizing the interleaving control strategy; 3) without the interleaving control strategy, the rms value of i c1 increases and the rms value of i c2 decreases with the input voltage increasing, so the difference between these two rms values would increase with the input voltage increasing. Contrarily, with the interleaving control strategy, the rms values of i c1 and i c2 are kept almost the same and constant with the input voltage increasing because combining the proposed IPOP TL circuit structure and the interleaving control strategy can counteract part of the ripple currents on the two input capacitors; 4) the variation trends of the rms values of i c1 and i c2 with the input voltage increasing are consistent with the theoretical analysis in Section III-D; and 5) the deviations between the experimental results and theoretical calculation results are very small, in which the biggest deviation is 0.29 A when the input voltage increases to 550 V. Such deviations are mainly caused by: 1) the output filter inductors are not large enough to be considered as current sources; 2) the input current cannot be considered as a constant; 3) there are minor differences between the circuit parameters of the two HB TL dc/dc converters; and 4) there are some measurement errors especially for the small value measuring.
The measured efficiency curves with respect to various input voltages are shown in Fig. 13 . The peak efficiency with the interleaving control strategy is over 95%. By utilizing the interleaving control strategy, the ripple currents through the input capacitors can be largely reduced as shown in Fig. 2 , which would reduce the power losses of the input capacitors and thus improve the efficiency of the converters in comparison with that without the interleaving control strategy as shown in Fig. 13 .
V. CONCLUSION
This paper proposes the IPOP TL dc/dc converters, which are composed of the two four-switch HB TL dc/dc converters featuring with simple and compact circuit structure and associated with the interleaving control strategy, for minimizing and balancing the capacitor ripple currents. Due to the combination of the proposed IPOP TL circuit structure and the interleaving control strategy, the ripple currents on the two input capacitors can be largely reduced not only by doubling the frequencies of these ripple currents as the universal benefit of using the interleaving control strategy but also by counteracting part of these ripple currents because of the operation principle of the proposed converters. In addition, the ripple current imbalance between the two input capacitors can be effectively eliminated by combining the proposed IPOP TL circuit structure and the interleaving control strategy. Therefore, the proposed converters with the interleaving control strategy can significantly improve the converter's performances in aspects of minimizing 
